Abstract-In this paper, we propose an all-digital frequency output of the synthesizer. High reference frequency (REF) is synthesizer architecture, based on an all-digital XA-frequency used to push the spurs far from the carrier. The need for high discriminator. The new all-digital synthesizer is compared to sampling frequency, in addition to the resolution being previously published work. The architecture of the XAdependent on the number of stages, both make the TDC frequency discriminator is verified using behavioral power hungry. In this work, we show that using XA-noise simulation.
Recently, an all-digital TX phase-domain phase The paper is organized as follows: Section II introduces the locked loop frequency synthesizer was proposed [1] [2] . The new frequency synthesizer architecture. Section III details core of the synthesizer is a digitally controlled oscillator, the architecture for our proposed XA frequency discriminator DCO [3] . A simplified block diagram of this synthesizer is (XAFD), and compares it to that published in [5] . In section shown in Fig. 1 . Here, the concept of phase detection is IV, a divider-less version of our .AFD is proposed. In based on accumulating the reference and DCO phase '. . . l l information and obtaining the phase difference through fixed-point subtraction [2] . In order to guarantee that phase detection is correct although the DCO and reference (REF) II . A XA DISCRIMINATOR-BASED ALL-DIGITAL PLL signals origin from different clock domains, reference ARCHITECTURE retiming is adopted by sampling the reference edge using the The proposed synthesizer architecture is shown in Fig.2 . The DCO edge [2] . As PFD all contribute to the overall output noise of the implementing a XAFD that is extendable to higher orders discriminator, especially the charge pump, which eventually with purely digital components. In this work, a DCO replaces degrades the resolution. Finally, extending this architecture the voltage controlled oscillator to implement an all-digital to higher orders is not possible because it is difficult to XAFD-based synthesizer where the XAFD is of arbitrary control the stability of the loop using analog gains.
order to enhance the frequency resolution. simple arithmetic subtraction to produce the phase error.
Thus, the phase error is available as a binary number. The quantization is achieved by simple truncation of the LSBs.
XREF
Only the sign bit is used for modulus control. Retiming is employed to guarantee correct phase detection [2] . This is In the following section, we explain the operation of the by the input (RF) signal, to produce the retimed reference Fig. 3 [7] . The resolution is achieved through sigma-delta noise shaping and quantity that is XA-modulated here is the period of the input not phase detection accuracy as in [2] . Since the phase error signal is not available, direct extension phasedet cilncrcuit iS similar to that shown in Fig. 5 . signal which iS integrated using a charge pump, thus Only an extra digital accumulator is added to accumulate the phase error and provide second order noise shaping. It is in Fig. 5 Since the phase error is available as a number, it can be fed the case of ideal accumulator which is the top graph in to a second stage and then use an error combining circuit to Fig.11 . In this figure all bit-streams are for input frequency produce the higher order noise-shaped bit-stream. A M\ASH equal to 4.036 Fref. It can be shown that Nacc = 7 is most 1-1 XAFD is shown in Fig. 7 . The second stage is simply a similar to the ideal case. All graphs are similar in the steady Ist order XA-modulator. Similarly, we can produce any state. But during the start-up, Nacc= 7 is the only curve that MASH architecture where the first stage is always a XAFD gives ideal response. The conclusion we have is that system and the next stages are XA-modulators.
dynamics are dependent on the number of accumulator bits, but Nacc= 7 is sufficient to give the required response. Settling time is in the order of 60 ns, using Nacc= 7. A new, all-digital XAFD architecture was introduced for use Discriminator shown in Fig. 6 showing response to an input frequency step IEEE Symposium on Circuits and Systems (ISCAS), vol. 1, pp. 408-equal to 0.8Fref where Nacc = 7 41 1, June 1998.
